Aldec Active-HDL 10.1.3088.54
|
||||||||||||||||||||||||||||||||||||||||||||||||||
|
Home » Everything for Windows » Systems for business, office, scientific and project work » CAD (electronics, automation, GAP) |
| DL-List and Torrent activity | |
| Size: 465 MB | Registered: 7 years 8 months | Completed: 0 times | |
|
Seeder not seen: Never |
|
|
|
| Author | Message | |||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
Download Autocad ® Gender: Longevity: 10 years Posts: 3832
|
Aldec Active-HDL 10.1.3088.5434 64bit
Год/Дата Выпуска: 2014 Версия: 10.1 Build 3088.5434 Разработчик: Aldec® Inc. Сайт разработчика: www.aldec.com Разрядность: 64bit Язык интерфейса: Английский Таблэтка: присутствует Системные требования: Windows XP / Vista / Seven / 8 / 8.1 64bit Описание: Aldec, Inc., announces the latest release of its mixed-language FPGA design platform, Active-HDL 10.1. Popular with designers for more than 15 years for FPGA design entry and simulation due to its award-winning and intuitive GUI and high performance simulator, Active-HDL now offers support for 64-bit simulation to meet the growing demand of simulation of larger designs. Active-HDL is an HDL-based FPGA Design and Simulation solution that supports the newest FPGA devices available from all leading FPGA vendors. The high-performance, mixed-language solution interfaces with nearly one hundred twenty (120) third party vendor tools and provides FPGA designers a single platform that can be used independently of the targeted FPGA design flow. Active-HDL 10.1 supports design creation and simulation of the newest industry-leading FPGA devices from Altera, Lattice, Microsemi (Actel), Quicklogic and Xilinx. More info: https://www.aldec.com/en/fpga_simulation/active-hdl About Aldec Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. Скриншоты окна About
 |
|||||||||||||||||||
![[Profile]](./templates/default/images/lang/en/icon_profile.gif "View user's profile"){kind=icon} ![[PM]](./templates/default/images/lang/en/icon_pm.gif "Send private message"){kind=icon} |
||||||||||||||||||||
![[Quote]](./templates/default/images/lang/en/icon_quote.gif "Reply with quote"){kind=icon}
| Forum | Topic | Author | Size |
|---|---|---|---|
| CAD (electronics, automation, GAP) | Aldec Active-HDL 9.1 (update 2) 9.1 2353.4205.02 |
Download Autocad | 396 MB |
|
|
Home » Everything for Windows » Systems for business, office, scientific and project work » CAD (electronics, automation, GAP) |
Current time is: 07-Jun 12:35
All times are UTC + 2
You cannot post new topics in this forum
You cannot reply to topics in this forum You cannot edit your posts in this forum You cannot delete your posts in this forum You cannot vote in polls in this forum You cannot attach files in this forum You can download files in this forum |